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PREFACE
Y
The objective of this study was to develop a design ap-
proach for the fabrication of sensing circuits for Multiwire
Proportional Chambers. The scope of study included justifi-
cation of the technology selection, design of certain circuit
elements to establish the approach feasibility, use of com-
puter simulations and other ar alytic methods for predicting
circuit performance, and a trade--off study to determine which
of several design options is most cost effective. In this
study it was shown that the Multiwire Proportional Chamber
Sensing Circuits can be built using CMOS on sapphire and
that these circuits should approach the performance goals
originally contained in the Rr-Q. It should be noted that
the high speed and low power capabilities of the CMOS on
sapphire technology make it clearly superior to any other es-
tablished technology for this application. It is therefore
recommended that the sensing circuits be fabricated using CMOS
on sapphire technology. To be most cost effective each chip
should handle nct more than 32 inputs and each chap should be
mounted on its own hybrid substrate. Direct attachment of
the sensing wires to the hybrid substrate should be used if
it does not interfere with the ware wrapping.
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1.	 INTRODUCTION
	
1.1	 Purpose
The purpose of this study was to define a program for the
development of Readout Integrated Circuits for Multiwire Propor-
tional Chambers. Multi.wire Proportional Chambers are used to
determine the direction and fluence of ionizing radiation passing
through the chamber. Each layer of the chamber is made up of
an array of equally spaced parallel anode wires in a plane equidis-
tant from two planar conductive cathodes. Typical spacing
between the cathodes is 8 to 15 millemeters. The top cathode
for one pla.ie of anode wires can also serve as the bottom
cathod for a. plane of anode wires strung perpendicular to the
lower wires. By repeatedly stacking anode wires and cathode
planes, a three dimensional array can be achieved. When an
ionizing particle passes through the chamber it ionizes the en-
closed gas. The positive ions are collected on the cathode.
The electrons drift toward the anode wire and are acceler-
ated by the high electric field surrounding the wires, causing
charge multiplication. The sum of the primary plus secondary
negative charges are collected on the anode wire where they are
to be sensed by the integrated circuits. From this information
a three dimensional track pattern can be established. The
purpose of the present study is therefore to develop a program
for integrating multiple sensing circuits on a single chip and
mounting this chap in a manner that a simple interface to
sensing wires can be achieved.
	
1.2
	
Scope
The present study is limited to the design, fabrication
and packaging of the integrated sensing circuits. The installa-
tion of the proposed hybrid package into the MWPC is not covered
directly although two possible hybrid approaches are described
and the metalurgical requirements of each are discussed.
Under this study two CMOS on Sapphire st•nsing circuits
were extensively simulated. The justification for using CMOS
on Sapphire technology, namely high speed and low power, is
discussed in Chapter 2. Data from the sensing circuits will
be loaded in parallel into a static shift register and read
out serially at 10 Mhz. The shift register has been designed
and simulated. A preliminary layout of the repetitive portions
of the integrated circuit was performed to determined the num-
ber of bits which could be reasonably incorporated on a single
chip subject to size restraints imposed by yield and cost
factors.
1
Two hybrid approaches are described. The selection of
one approach has been left to the NASA technical officer based
on the ease and reliability with which his other contractors
can assemble the hybrid into the MTIPC.
A cost analysis has been performed to show the impact
of the various technical options on the cost parts, both in
the prototype and in the production phases.
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2.	 DESIGN OBJECTIVES
This section details the design objectives of the cir-
cuit that is to interface with the MWPC. This circuit will be
capable of digitizing an input signal as a logic "1" or logic
"0". The digitized output will then be Loaded in parallel
into a parallel/serial shift register. The shift register
will output the data serially. The following describes the
desired performance characteristics of the MZ4PC circuit:
2.1 Input Signal Characteristics
The signal into the circuit is charged from one of
several sense wires of a multiwire proportional chamber. The
primary charge collection at the sense wire or anode occurs in
approximately 100 nanoseconds. A secondary rise in the charge
collected at the anode occurs after the first 100 nanoseconds
as shown in figure 2-1. The minimum signal amplitude will be
--.1 picocoulomb. The anode or source capacitance that will
collect the charge will vary from 1 to 5 pf depending on the
MIPC design. Variation of the capacitance from line to line
will be ±10%.
2.2 Circuit Performance Characteristics
1. 32 to 64 parallel inputs with signal characteristics
as specified above.
2. Each signal Input must contain a sample gate,
with all gates controlled by a common signal.
3. In the gate open (non-sampled) condition, in-
put resistance is to be fixed such that the
charge signal, decay time constant is a pproxi-
mately one microsecond. This is required to
clear unwanted charge from input capacitance
which accumulates independent of "signal." charge.
4. Each sampled analog signal will be digitized
according to a reference threshold. The thresh-
old will be applied externally and will be common
to all inputs. Threshold range should be approxi-
mately 20X. Threshold variation may be no more
than ±10^ between different devices. Temperature
variation of preset threshold may be no more than
±10% over the operating range of -20°C to +40°C.
5. Inputs m..ust be protected against transients, of
either polarity, with an energy of about 10-2
joules. This is to protect the
3
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input against a corona discharge that might occur
between the anode wire and the cathode. This dis-
charge is believed to be equivalent to discharging
a 1000 - 2000 pf capacitor charged to as much as
5000X7 through a resistance of less than 10052. The
energy of this discharge is, therefore, roughly
10-2j. in the event an input is destroyed due to
a large transient it is essential to have the re-
mainder of the circuit function normally.
6. Device will have serial data input compatible with
output to allow concatenation (stringing) of multiple
devices. TTL or CMOS output signal levels are
desirable.
7. Shift register shall be static or "quasi-static"
with storage time of at least 0.1 sec at 40°C.
Dynamic (refresh) techniques are not desirable.
8. Clocking to be single or two phase of frequencies
up to 10 MHz. TTL or CMOS clock levels are
desirable.
9. Quiescent power : 10 microwatts per input. Power
at 10 MHz : 100 microwatts per input, including
clock power.
10. Package configuration to be such that MWPC sense
wires spaced at 0.032" O.C. may be accommodated;
It is anticipated that packaging may be a dominant
consideration with regard to cost and feasibility
of the subject device.
End item cost per parallel input shall be as economical
as feasible but not greater than $4.00 per parallel input.
i;
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3.	 CIRCUIT DESIGN
} 3.1	 Block Diagram
Figure 3-1 is a diagram of the functional elements of
the TIPC chip.	 As seen from the diagram four power supply volt-
ages are required - V S (ground), V D (main power), VR1 (bias
i voltage), and VR2 (reference voltage for amplifier sensitivity
control).	 Also shown in the diagram are the sense amplifiers
' and their corresponding shift registers.
	 input signals are
l compared against the reference signal by the sense amplifier
which outputs a logic 11 1" or "0" depending on the outcome of
t the comparison.
	
The sense amplifier is enabled by 0 1 .
	02 isj used to load the data from the sense amplifier into the shift
: i	 ! register.	 Once loaded, data may be shifted out serially.
Notice that a serial data input is provided so that chips can
be cascaded.
Three possible versions of the chip were considered -
one with 32 bits, another with 48 bits and a third with 64
bits.	 The 32 bit version would have 41 pads which can easily
be handled for wafer testing.
	
The 43 bit and 64 bit chips
would have 57 and 73 pads respectively. 	 Testing these on
the Tektronix 53260, which is limited to 48 pads, would re-
-'; quire multiple passes.	 Furthermore, it is desirable to be
I able to package some parts for prototype evaluation in
E standard packages, preferably in dual-in-Line packages.
' Unfortunately, the largest available dual-in-line packages
has only 64 pins_
The only technical advantages in choosing a 48 bit orl
64 bit design is that the overhead, i.e. the output buffers,
power lines, reference lines, etc. are distributed over a
greater number of inputs.	 This will result in a reduction in
the total number of connections and the total power for the
' M*TPC.
	
However, the cost per bit for the 48 bit chip and the
f	 i 64 bit chip would be significantly greater than for the 32
bit chip as discussed in the Cost Trade-Offs
	
(section 5.2).
F In summary, the 32 bit version is preferred because it's
t pin count is within the maximum number of pins normally en-
countered on integrated circuits and the price per bit will
i
i
i
1
be less than for the larger chips.
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I	 3.2	 Sense Amplifier
To understand the development of the sense amplifier cir-
cuit it is first necessary to define the type of signal to be
detected. The signal is developed by depositing charge over
a period of about 100 nS onto a source capacitance, C, of 1 to
5 pf_ This causes the voltage on the capacitor to rise by an
amount equal to AQJC. After the charge has been deposited a
sense command signal will be presented to the sense amplifier.
The sense amplifier must then sample the input signal and out-
put a logic 1 or 0 depending on whether or not the total ac-
cumulated charge has exceeded a threshold value which must be
made adjustable by a factor of 20.1.
The most common way to detect small signals in MOS d=gi-
tat. circuits (especially RAMS) is to use a cross coupled tran-
sistor pair as a differential pair. Differential amplifiers
find widespread use in monolithic technology since this type
of circuit is not sensitive to chip to chip parameter varia-
tions but rather to parameter matching of adjacent components
which is quite good for monolithic circuits. The transistor
pair is cross-coupled so that regeneration will take place after
the differential signal has been applied_ A logic state will
thus be developed and maintained.
Figure 3-2 shores a CMOS version of the basic MOS cross
coupled amplifier. Transistors Q3 and Q4 form the cross coupled
transistor pair used in the initial sensing phase. Transistor
Q5 is a power supply switch used to turn off the ground return
of the N channel transistors, Ql and Qtr during the initial
phase. After a large differential signal has been developed
across Q3 and Q4 through regeneration Q5 is turned on so that
a CMOS latch is formed which results in CMMOS logic levels ap-
pearing at nodes 1 and 2.
To increase the gain of the circuit shown in Figure 3-2
a preamplifier stage was added. Two different preamplifier
stages were considered - a common gate configuration and a
common source configuration. Because small signals are to be
detected both of these stages require a bias current to offset
the threshold voltage of the enhancement transistors. Both
of these circuits will now be examined in detail.
Figure 3-3
 shows the complete circuit diagram of the
sense amplifier using a common gate preamplifier. Also shown
in the diagram is the circuit used to generate the reference
signal and the circuit used to simulate the input signal.
The reference signal is developed across a capacitor divider
network consisting of CI and C2 and is controlled by Q10 and
8
ICI/OUT
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Fig. 3-2 -	 CMOS Cross Coup led Latch
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SIMULATED ^
	
I tg. 3 -3 Cougnon Gate Amplifier
SIGNAL
SOURCL
Capacitor Description
C l	- Reference Divider
C2	- Reference Divider
C 3	-- Coupling Capacitor used in
Simulated Source
C4	 - Source Capacitance
C5&C6 - Capacitors Used in Simulations
to Represent the Loading by
the RS Latch
lQll. The equation for the reference signal amplitude is:
QV = -- Cl VR2	 (1)
I
	
C IL+C 2
This configuration was selected for reference signal generation
since no spurious charge is deposited on the reference node
as a result of a switching transient. A negative reference
signal was selected so that both capacitors, Cl and C2, remain
in strong accumulation throughout the charge transfer cycle.
Severe variations in charge transfer would occur if either
capacitor operated in the nonlinear region. VR2 is designed
to be varied from VSS to -5V.
C3, C4, RI, and generator c 3 make up the circuit that
is used to simulate the input signal. C4 represents the MWPC
line capacitance. The capacitance of C3 and the amplitude of
^3 determine the amount of charge deposited on C3. The time
required to deposit the charge on C4 is determined by the
ramp risetime of c3. The resistor, Rl, is used to guarantee
convergence of the computer program used to simulate the cir-
cuit. The time constant, R1C3, is approximately 1 ns.
When no signals are present a bias current will flow
through transistors Q5, Ql, Q14 and Q8, Q9, Q15. The bias cur-
rent establishes the operating point of the common gate pre-
amplifier transistors, Q1 and Q9. The bias current is deter--
,
	
	 mined by process parameters and VRl and is given approximately
by (assuming no mobility variation with gate voltage):
I K1K2	 2
1 BIAS = 2 Kl+K2 (VRl-VTn)	 (2)
where,
K1 = drive constant of Ql (Q9)
K2 = drive constant of Q14 (Q15)
VRl	 bias control voltage
VTn = N-channel threshold voltage
Although there is a strong dependence between bias current and
process parameters as evidenced by equation (2) it should be
emphasized that the current balance between Ql and Q9 is
important and not the magnitude. The Factors that control
the selection of the nominal bias current are gm, input resis-
tance, leakage current, and power dissipation.
The leakage current of the common gate transistor and
the input protection circuit, which consists of reversed bias
diodes, places a lower limit on bias current. The worst case
leakage current anticipated is 50 nA. To make the bias current
a
11
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^
?1 dominate it was decided that a bias current minimum of IpA would
'f	 F be used.	 At 1 A	 5 and	 8 can be made minimum size since onl yU r Q	 Q	 y
Fafe-w: millivolts will appear across these transistors whenthey are on.
	
It is desirable to keep these transistors small
since they will introduce a switching transient on the sense
nodes of the cross coupled pair.
The small signal transconductance and input resistance
of the common gate amplifier are given by:
t	 I' gm = 32 Cox
	
L 
IBIAS	 (3)
and
Y
"IN =
	 gm
	
(4)
I
The large signal transconductance is:
'E 1	 W
E Gm = gm + z CoxP L	 41V	 (5)
where: AV is the magnitude of the input signal, p= field effect
mobility, C	 =oxide capacitance.Y	 ox	 P
{ it is desirable to have a larger transconductance for the
f input stage in that it will produce short sense times for small
signals.	 However, a large transconductance will cause an un-
desirable discharge of the input sense node before the amplifier
receives its command to sense. 	 Large signals, in particular,
will have fast discharges as seen by equation (5). 	 The design
factor having the biggest influence over the discharge of large
signals is the W/L ratio of the common gate transistor.	 A cam
promise, therefore, had to be reached between the requirement
for a large transconductance to shorten the sense time for small
signals and the requirement for a small transconductance to
reduce charge loss of large signals before sensing.
Figure 3-4 shows the results of a computer simulation of
the common gate preamplifier circuit for the case of a small
input signal.
	
For this simulation a bias current of about 1pA
was used.
	 From 0 to 50 nS there is no signal present and,
consequently, the nodes are at equilibrium.	 When the sense
amplifier is at equalibrium transistors Q5, Q8, and Qll are on
I and Q3 and Q10 are off. 	 From 50 to 150 nS a charge of 0.1
picocoulomb
	 is deposited on C4 which has a value of 2 pf.	 At
150 nS node 2 has risen by about 50 mV. 	 At this point Qll
turns off and Q10 turns on over a period of 20 nS.	 50 ns is
allowed for the reference voltage to develop across C2 which is
25 mV.	 At 200 ns Q5 and Q8 are turned off over a period of
20 ns.	 This causes a swiLchi.ng transient to appear as evidenced
12
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by the dip in voltage. This dip is of no consequence providing
the switching spike is balanced between nodes 3 and 4. From
220 ns to about 600 ns both nodes 3 and 4 fall in potential
due to the bias current which can be viewed as a common mode
signal. The rate at which these nodes fall differ due to the
differential input signal. At 600 ns a 400 mV differential
voltage has developed on nodes 3 and 4. At this point the
cross coupled pair, Q6 and Q7, are actively regenerating since
their threshold voltage (VTp=1.OV) has been crossed by a few
hundred millivolts. At 730 ns Q3 is turned or so that a CMOS
latch is formed. At about 770 ns the voltage on node 3 is
sufficiently lower than that of node 2 to cause a significant
amount of current to flow through Ql in the reverse direction.
This causes the charging rate on node 3 to decrease. At 1000
ns nodes 3 and 4 have reached, for practical purposes, CMOS
logic levels.
The differential signal appearing across nodes 3 and 4
is fed into an R-S latch which consists of two NOR gates.
The latch is designed tj offer symmetrical loading to nodes 3
and 4. In the simulation of the sense amplifier the loading
of the R-S latch was represented as two capacitors (C5 and C6).
When the amplifier is in the idle mode nodes 3 and 4 are at
a logic one state which means that the R--S latch is in the
"don't care" state. The output of the R-S latch is fed into
the shift register.
{
	
	 Figure 3--5 shows the voltage on nodes 3 and 4 as a
function of time for the case of no input signal.. The refer-
ence signal amplitude is 25 mV and the timing of the control
signals is the same as in the previous case. Note that at
the end of the sense cycle nodes 3 and 4 have the opposite
logic states as they dial for the case with an input signal
present.
Figure 3-6 shows a timing diagram for a large input
signal (. 75V) and a large reference signal (. 42V) . Although the
sensing cycle is the same as the small signal case the regenera-
tion phase takes place much sooner because of the large signal
amplitude. The saturation of the voltage on node 3 prior to
^2 turning on Q3 is due to the voltage on node 3 approaching
the voltage on node 2. The voltages that appear on input nodes
2 and 6 are shown in Figure 3-7 . Notice that there is some
signal loss on node 2 before the reference signal can be applied.
This loss can be partially compensated by adjusting the re-
ference signal. The factor that cannot be compensated is the
time variation between the input signal and reference signal
that will occur from chap to chip. The uncertainty of signal
loss is given by:
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K = drive constant for Ql = Cox u L
AV = input signal amplitude
To get an idea of the loss expected for a large signal the follow-
ing parameters will be assumed:
At	 = 15 nS (This number is based on the assumption
C 2 pf that the mean internal room tempera-ture delay (30 nSec) will vary +50%
K	 -- 17pA/V 2 over temperature and process variations)
IBIAS'" 1*aA
AV	 = 500 mV
For these parameters, VLOSS is equal to 38 mV. For a small
signal amplitude of 50 mV the loss uncertainty is only 2.3 mV.
Thus, there will be less signal selectivity for larger signals
than for smaller signals due to the uncertainty of the time
between the input signal and the reference signal.
The common source amplifier will now be examined. Figure
3-8	 is a complete diagram of the sense amplifier along with
the circuit used to simulate the input signal and reference
signal.. Note that the N channel common gate preamplifier has
been replaced by a P channel common source preamplifier consist-
ing of Q9 and Q13. Transistors Q7, Q8, Q14 and Q15 make up the
bias network while Q16 is used as a VOp return switch. Ql and
Q4 initialize nodes 3 and 4 and are analogous to Q5 and Q8 of
Figure 3--3.
The bias requirement for this amplifier is similar to
the first amplifier. Because of the inp^_ leakage current about
luA of current is required to flaw through Q7, Q8 and Q14, Q15.
This bias current is also needed to restore nodes 2 and 5 to
their equilibrium value in a reasonable amount of time once
the nodes have been perturbed. 	 If 14A is used to bias the
common source stage then the quiescent current for this circuit
is two times that of the common gate circuit.
Figure 3--9 shows a simulation of the voltages ap-
pearing on nodes 3 and 4 of Figure 3--8 •
	
Both the input
signal and the reference signal were cf the same amplitude as
the small signal example of the common gate arrangement. The
current used for the bias circuit and the common source tran-
sistor was IpA. From 0 to 50 ns no signals are applied to the
inputs, Ql, Q4, and Q5 are on and Q6 and Q11 are off. At 50 ns
18
i02 
--nl6 	 n11 P02j	 P Q 	 9
1
	
C3	
Q10
L3
1 2
^j 3
I
N n 7 	 C5
 i	
o 
1 -1 P1
	 N	 14
 !	 Q1 T Q) 	 n3
SIMULATED !
	
SIGNAL
	
VSS
SOURCE
Q13	 Cl
6
12	 P
	 7
A
QZ5	 C2
C6	 P
	
C^5 
m .
nA	 VR2
f
I
0
IS^	 ,
,
lei I
SENSRMP
1^IIIjII!
	
^iI,IIIi^I
^rl	 ^ h lip	 I	 I ^f^l II I
f
t	 ^
CHARGE
^ ^^ AliIle iI,,	 I Ili	 '
i
N
Cl
p DEPOSITJ r%7	 1 €	 3
	
SWITCHING	 } f ^ 1	 I+	 ^^^^^ I
t	 TRANSIEIJT
	 I I	 #	 1
a:q
	 r)	 I ,	 I
I	 ^	 ^	
II
	 1
I1Ii
^I'	 I^	 1 1 I	 (	 I	 (	 ^	 {	 it	 I	 1	
^^	 ^!^^	 I^	 ^I,I	 ^^i	 ^II^	 i l^^	 `^I^
^	 ^^	 I	 '^^	 ^	
I	 I	 I	 it	 I
Tt I.,	 ,	 I	 I	 I ._ ^.	 Fig.	 3-9.
Plot of Common Source
Amplifier Output
o	 i I	 1 I! i	 }	 !	 I	 i 1	 I! (AVIN= 50 mV, AVref= 25 mV)
-^	 I	 I	 I.
T^^ ^ i } ^	 ^(^	 ^ I	 I	 ^tl	 t	 {	 t	 ,I	 ;	 ;	 ► 1
^il^	 ' + i!	 ^!!I	 j''^	 1111,	 I'	 I	 i	 ^'	 ^
-.00	 10.00
	
00.D0
	
00.00
	
00.00
	
00.09
	 00.00	 ' UO.OD	 00.00
TIME NSEC
11I111111111M I I
Q11 TURNS ON
I'	 Iil'
i	 ^	 f
HAD	 1000.00
ra charge is deposited on the 2 pf line capacitance over a period
of 100 no. At 150 no the reference signal is applied by turning
off QS and turning on Q6 at the same time. The differential sig-
nal builds up until regeneration, which takes place at about
600 no occurs. At 830 ns Qll is turned on and Q16 is turned off
thus allowing the cross coupled latch to reach CMOS logic levels.
The equation conVelling the input signal's loss un-
certainty for the common source preamplifier is given by:
_ At I
VL©SS " H4 CO (^,^_y7,^,^ — K1(VDD`"V-VT) 
^ 
r
	
(7)
VDD + '^aT ( r K	 -1 ^
WAS "
[ 1 + /K2 )
it
where
at = worst case time uncertainty. between tsignal
and tref
Kl = drive constant of Q8
K2 = drive constant of Q7
C	 MWIPC source capacitance
AV = input signal amplitude
Using the parameters of the first etiample (i.e. :fit=15 ns, C=? pf,
IBIAS=lPA, and A7=500 MQ and Kl=6 r Q=.34, and VDD=SV the
following value wasobtained: VLCSS=41 mV. Thus, the common
source bras network offers a better FLOSS figure than the common
gate network.
An important property of the sense amplifiers that must
be examined is the ability of each amplifier to rapidly recover
from a spurious input pulse. In the case of the common gate
circuit the input is clamped by the input protection diodes to
VRl + 0.7V and -0.7V. For the common source amplifier the in-
put is clamped to 
'v=llD + 0. 7 and -0. 7V. If the MWPC source
capacitance is charged by a spurious signal to a value outside
these limits one of the input diodes will rapidly discharge
the source capacitance to one of the limits. The time required
for the input node to reach its bias point from one of the
limits is determined by the bias network.
Figure 3-10 shots a plat of the .input volta ge vs. time
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for the common gate circuit. At t=100 ns the input is perturbed
to a voltage corresponding to VRl + O.W. From this point Q14
(Figure 3-3	 ) discharges the input source capacitance (2 pf)
to the bias point. The time required to discharge the source
capacitance to within 25 mV of the bias point is 6.8 pS. The
table below summarizes the settling times for the common gate
circuit and the common source circuit.
SETTLING TIMES'
C.`IRCUIT+	INITIAL VOLTAGE	 SETTLING TIME
Common Gate	 VR1 + 0.7V	 6.8uS
Common Gate	 -- 0.7	 1.8
Common Source	 VDD + 0.7V	 6.6
Common Source	 -0.7	 3.6
* Time required for the input to come to within 25 mV
of its equilibrium value (bias point).
+ Worst case parameters, CSOURCE = 2 pf. For typical room
temperature settling times, divide values in table by two.
For different values of source capacitance, use the scaling
factor CSOURCE/2 pf.
It was mentioned earlier that the sensitivity of both
sense amplifiers will ultimately depend on the degree of balance
that can be maintained between the amplifier halfs. Figure 3-11
illustrates the three output conditions that will exist sta-
tistically about the reference signal. For an input signal
below VMIN all sense amplifiers will have a high probability
of outputting a logic "0". For an input signal above Vmax
all sense amplifiers will have a high probability of outputting
a logic " 1 11 . In between Vmin and Vmax some amplifiers will
7	 output a "1" and others a "0". This offset region is largely
influenced by the imbalance within each amplifier. To charac-
terize the magnitude of the offset region the following para-
meter variations within an amplifier cell will be assumed:
AVT = + 5 mV, and AX/KAVERAGE = i 5%. To simplify the calcula-
tion of the offset voltage only the preamplifier section of
each amplifier will be considered since this section has the
greatest impact on the offset voltage.
I
Figure 3-12a shows the preamplifier section of the common
gate viers-" n of the sense amplifier. Using typical values for
Kl, VTN1, K14, and VTN19 the average bias current, IO1, can
be calculated. Varying the device parameters will cause varia-
tions in ID1 about the average or typical value. To restore
E
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the bias current to its typical value so that there is no bias
current differential an offset voltage must be applied to the
input (assuming the reference bias current is typical). To
find the maximum positive and negative offset voltages for the
various combinations of K1}5%, VTN1±5mV, K14*_5%, and VTN14}5mV,
a simple computer program was written. The maximum positive
and negative offset voltages were found to be +.0107 and -.0100,
respectively. This means that an input signal with an ampli-
tude 11 mV above or below the reference voltage will be properly
sensed while an input signal with an amplitude within 11 mV
of the reference signal will have an increasing probability
of being improperly sensed as the input signal approaches the
reference signal.
Figure 3-12b shows the preamplifier section of the common
source version of the sense amplifier. The maximum offset volt-
ages for this circuit were calculated in a manner similar to
that of the common source preamplifier. The maximum positive
and negative offset voltages are +47.7 mV and -46.3 mV,
respectively. The reason these numbers are larger than that
of the common gate preamplifier is because there is one more
transistor and because of bias circuit's sensitivity to imbal-
ance.
3.2.1 Conclusions
Two types of sense amplifiers have been studied - one
with a common gate preamplifier, the other with a common
source preamplifier. The advantages of the common gate cir-
cuit over the common source circuit include lower quiescent
current (1/2), adjustable bias current (via VR1), and a lower
input offset voltage (20 mV as opposed to ,u93 mV). The
advantages of the common source circuit include no VR1 supply
and a lower VLOSS (21 mV as opposed to 38 mV). Because of the
unacceptably high input offset voltage of the common source
circuit the common gate circuit is preferred.
26
li
ti
i^
3.3	 Shift Register
The shift register configuration that was selected for
the h1WPC project is shown in Figure 3-13
	
This shift register
is an asynchronous, static type register. During serial opera-
tion the transmission pair, Q13 and Q14, is turned on while the
transmission pair, Q15 and Q16 is turn,d off. This allows
serial data to enter the master section of the register and
prevents parallel data from entering. The master section of
the register consists of Q5, Q10, Q2, and Q7 with Q3, Q4, Q8,
and Q9 forming a feedback circuit used to make the register hold
data for static operation. Data is shifted from section to sec-
tion using complementary clocks, CL and CL, to turn transmission
pairs or gates such as Qll and Q12 on and off.
Parallel data is loaded asynchronously into the master
section by turning on transistors Q15 and Q16 and turning off
transistors Q14 and Q13. This prevents data from entering serially
from the DS input.
Figure 3-14 shows a timing diagram of the master section of
the shift register. The diagram is a result of a computer simula-
tion using worst case parameters. Only the master section was
simulated since it will have more delay than the slave section
due to the parallel/serial control gates (Q13, Q14, Q15 and Q16)
present in the master section. To minimize power, minimum size
transistors were used. The master section of the shift register
will work properly if the delay from the clock edge to the out-
put of the master section is less than 1/2 the clock period (50 nS).
As seen from the diagram the delay (34 nS) is less than 1/2 the
clock period.
To drive an estimated output load capacitance of 6 pf
the last four stages of the shift register were tapered using
• geometric progression. A geomtric progression as applied to
• shift register is the optimum way of tapering the last stages
of the shift register for output drive. The progression factor
used was 1.3. Since the slave sectio •.z is faster than that of
the master section the progression was started at a slave in-
verter (the load factor of a minimum size stage coupled into
another identical stage is 1 as opposed to 1.3 for the tappered
stages). Since the feedback circuits use minimum
size transistors the loading caused by these circuits diminishes as
the master and slave sections of the tapered 7;cages grow in
size. Thus, the increased loading encountered when one stage
outputs to a larger stage (by a factor of 1.3) can be offset
by the reduced loading of the feedback section. The tappered
stages can, therefore, be made to operate at the same maximum
27
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frequency as the non-tappered stages.
Figure 3-15 shows the slave sect;.on of the output shift
register that was simulated. The feedback circuit was omitted
since it has a negligible effect on the dynamic operation of
this circuit. A non-inverting output buffer consisting of Q3,
Q4, Q3 and Q9 was placed between the load capacitance, CL, and
the output of the s.ave section (node 3). Figure 3-16 shows
the results of the simulation using worst case parameters. As
seen from the diagram the propagation delay from the edge to
the output is 48 nS which is less than the 1/2 clock period maxi-
mum.
In conclusion it was determined that a shift register
can be made to operate at a frequency of 10 MHz under worst
case conditions. The shift register will consist of minimum
size transistors except for the last four stages which will be
tappered according to a geometric progression. The load capac-
itance for data out was assumed to be 6 pf.
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3.4	 Input Protection Circuit
With input capacitances of only a few pf and oxide break-
down voltages of about 60V MOSFET circuits are extremely vulner-
able to relatively small amounts of static charge. To signifi-
cantly reduce the chance of an oxide rupture due to an external-
ly applied static charge an input protection circuit is placed
on the chip. This circuit is designed to have a negligible
effect on signals within the normal operating range whereas
signals outside the normal operating range are severely atten-
uated.
Figure 3-1 7 shows a protection circuit commonly used on
CMOS/SOS circuits. For input voltages within the limits of
VSS-VDIODE and VDD+VDIODE the diodes do not conduct (except for
leakage current). The value of the resistor is made as large
as possible without making the delay due to the time constant,
RINCIN, significant in terms of logic circuit speed. For a signal
outside the limits a diode will conduct thus attenuating the in-
put signal. The attenuation factor is given by:
A = RON
RIN+RON
where RON = the "on" resistance of the input diode. It is
therefore desirable to make RI^,4 as large as possible and RON as
small as possible.
The diodes fabricated on SOS, unfortunately, have a large
"on" resistance for a given area since they are lateral devices.
Figure 3-18 shows a cross section of a gated diode which is
commonly used on SOS. The diode is designed so that the surface
will accumulate majority carriers when the device is forward
biased. The "ON" resistance therefore decreases as the forward
voltage increases.
In the case of the sense amplifier there exists a chance
that a large voltage (on the order of 1000's of volts) will ap-
pear at the input due to a corona discharge between the MtOC
sense lines. To aid in the attenuation of this signal a spark
gap will be added to the resistor-diode protection circuit.
The spark gap consists of a ground line passing within 1.5 mils
of the pad. The silox overcoat is omitted between the ground
line and pad so that a gaseous discharge can take place across
the air gap between the electrodes. The discharge will occur
for voltages above about 300V. The spark gap dissipates energy
through light emission, sound, and vaporization of the electrode
metal. Thus, closer electrode spacing is undesirable because
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of the possibility of electrode shorting. The vaporization of
the electrode will cause the spark gap to eventually wear out.
The maximum value of input resistance allowed for the
sense amplifier is determined by the amount of attenuation the
resistor offers to the signals to be sensed. Assuming no more
than 1.5% of the signal is to be lost to the input resistor the
following equation is used to find the maximum input resistance
for the c:j-ianon gate amplifier:
.03
RIN :^ 2v`2K I DO + KAV
where
K = drive constant of the common gate transistor
IDO = bias current
AV = signal amplitude
For a signal amplitude of 500 mV the maximum value of RIN is
14302. Fcr signal amplitudes less than 500 mV the attenuation
will be less than 1.5% (.86o for small signals) for PIN=143052
and greater for signals above 500 mV.
To find the attenuation factor for very large input
signals the "on" resistance of the diodes must be characterized.
The input resistance of the gated diode is largely determined by
the resistance of accumulated layer and is given by:
2VGC(l+e(VGC-VT-VDIODE)
RON -
uCOX L (VGC-VT-VDIODE)
where
field effect mobility for small values of
surface field intensities,
mobility modulation factor due to the
scattering of carriers by the surface,
= gate to cathode voltage,
= VFB + aNtepz (threshold equation for a thin
Co::
film transistor)
L	 = length of the N- region,
W	 = width of the N- region,
VDIODE = 0.7V
(1)
uo
e
VGC
VT
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The above equation neglects high lavel injection effects \~hich 
lo\~ers the diode resistance belo\~ that predicted by equation 
(1) (equation (1) can be vie\~ed as a worst case estimation of 
RON) • 
The attenuation factor for very large input signals is 
therefore: 
? 
,---
For W/L=SO, 8=.03, llo=400 cm-/V-Sec, VGC=40V, VT=O.SV, and 
RlN=l.SK the attenuation factor is 0.10. The magnitude of input 
voltage needed to produce VGC",40 is 400V above VR1+.07V (or below 
VSS-.07). Thus, for voltages on the order of a few hundred volts 
the diode-resistor net\~ork \~ill be able to provide adequate input 
protection. 
It should be noted that the chances of a large input 
signal burst destroying any part of the shift register is very 
remote because of the number of in'l:rervening components. Thus, 
although a sem,e amplifier may be destroyed by a very large in-
put signal it I s shift register won I t be. This will allow data 
from other shift registers to be outputted. 
The estimated energy that the input protection circuit 
can safely absorb is about 10-3 pJ. Energies above this value 
may cause gate-channel or gate-drain/source shorts. One very 
sor.'ous problem is the possibility of a VRl to VSS or a VDD to 
VBS short. The resistance of a ruptured silicon gate is on the 
orck~r of 1 K!L Thus, the appearance of a large quiescent cur-
ret: r. may occur along with a malfunctioning sense amplifier if 
a high energy input signal is applied. 
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3.5	 Input Buffers
Input buffers provide a variety of useful circuit func-
tions some of which are:
1. Reducing the input capacitance. If an internal
node with a large capacitance is to be driven
enternally an input buffer can be used to re-
duce the input capacitance. Having a small in-
put capacitance is particularly desirable in
the design of an input protection circuit with
a high attenuation factor.
2. Improving the rise/fall time of an input signal.
3. Converting the input logic ievelm to different
logic levels.
4. Isolating an internal node with many MOSS'°_^_'
gates connected to it from the package pins.
In the MWPC application there are control lines
with many MOSFETS connected to these lines.
The oxide dielectric strength of an SOS MOSFET
is weak at the island edges. Having many MOSFEms
connected to an input node enhances the chances
of a low oxide breakdown voltage because of the
many island edges present. Input buffer tran-
sistors can be made edgeless because of their
size and, hence, they can greatly reduce the
chances of an ino_ut having a low gate dielectric
strength.
5. Complementing an input signal.
Because of item 4 all control inputs will have input
buffers. The two input buffers that will be considered in de-
tail here are the clock and reference control buffers.
Figure 3-19 shows a circuit diagram of the clock
buffer used to generate the internal clock signals, CL and CL.
The circuit has been designed so that the signal delays from
the input to CL and CL are equal. Transistors Q5 and Q6 are
used as a non-inverting delay element. Figure 3-20 	 shows
the simulation results for the clock buffer circuit. Notice
that the CL and CL signals are not skewed.
Figure 3-21 shows the circuit diagram of the level
translation circuit required to drive the control transistors
of the sense amplifier's reference circuit. The input signal
33
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Figure 3-19-
Ci
Clock Buffer
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has logic levels of VSS (OV) and VDD (5V). The logic levels
required by the reference circuit are VR2 (0 to -5V) and VDD-
The design of this circuit began by first taking a standard
inverter connected to the V R2 and VDD supplies and considering
the effect of the input logic levels of V DD and VSS. With
these input levels the P channel device can be turned on and
off but not the N channel device because of the VSS-VR2 off-
set which can be greater than the N channel threshold voltage.
Since only the signal amplitude is needed and not the D.C.
offset the D.C. component of the input signal is removed by a
coupling capacitor (C1). A new D.C. level is established by
a transistor (Q1) which is used as a high impedance resistor to VR2.
Thus, node 2 normally is at VR2 which keeps Q2 off. :Then a
VSS to VDD transition appears at the input a V R2 to VR2+VDD
transition appears (assuming negligible c`iarge splitting occurs)
on node 2. Node 2 will eventually discharge to VR2 but the
rate of discharge is much smaller than the rate of discharge
of node 1. Thus, Cl, Q1 and Q2 can be viewed as a high speed
dynamic pull down circuit for node 1. Diode D1 is used as a
fast discharge circuit for Cl when the input goes from V DD to
VSS (i.e. if node 2 is at VR2 when the VDD to VSS transition
occurs node 2 will go negative with res pect to VP2 and forward
bias D1 which will rapidly discharge Cl to within 0.7V of its
equilibrium voltage). To retain the logic state on node 1 a
slow speed latch circuit consisting of Q3, Q9, Q10, Qll and Q12
was added. Thus, Q2 rapidly discharges node 1 to V R2 while Q3
maintains this voltage. The remainder of the circuit uses con-
ventional CMOS inverters. Figures 3-22 and 3-23 are the plots of
the simulation results for VR2=0V and VR2=-5V, respectively.
In summary, the circuit of Figure 3-21 has the following
characteristics:
*	 Highest speed possible for a level translation
circuit for a given P and N channel transistor.
No quiescent current except leakage.
*	 Static operation.
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POWER
Circuit Characteristics
VDD - 5V 1 10% VR1 -- 3.5V typical
VSS - 0 VR2 - 0 to -5V
VDD Quiescent power (leakage)	 = 150uW (max,	 32 bit scheme)
VDD Quiescent power (bias)	 = 320wil	 (typical,	 32 bit scheme)
VDD* D-namic power, shift register = 5 mw (32 bit scheme,
F=10 MHz continuous)
VDD Dynamic power, sense and cone-rol circuits = 1200 pJ X No. of
sense cycles/sec
(32 bit scheme)
VR1 Quiescent power = 0.2uW max
VR1 Dynamic power = 45 pJ X No. of sense cycles/sec (32 bit
• scheme, all inputs with large signal present)
VR2 Quiescent power = 10pW max	 (VR1=-5V)
VR2 Dynamic power = 200 pJ X No. of sense cycles/sec
(32 bit scheme)
* To save power
Clock may be shut off during periods when the
shift register is not in use.
SENSE AMPLIFIER (Common Gate Configuration)
Input impedance = 150 KQ(typical)
Input offset = 25 mV (max)
Bias current = IpA (adjustable via VRD
Bias voltage (VR1) = 3.5V (typical)
Reference signal input - - V SS to -5V
Reference attenuation factor (C1/C2)=10:1 (or as specified)
Input recovery time (to within 25 mV of equilibrium) _ 7 u5 ma,
I4
Control signals - - See Timing Diagram (Figure 3 -24 )
f
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SHIFT REGISTER
Type Asynchronous parallel/serial load; static
Max clock frequency - - 10 MHz
i
Output load capacitance '_ 6 pf
Clock rise/fall time = 100 nS max
Clock logic levels - 
-VSS, VDD
Clock edge trigger - -Positive
INPUT PROTECTION CIRCUIT
Type - Resistor, gated diode, spark gap (1.5 mil)
Input leakage - 50 nA max
Estimated max energy dissipation - 10 -3 joulE..s
CHIP DIMENSIONS
170 Y 110 mil(Approximately)
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	4.	 FABRICATION AND PACKAGING
	
4.1	 CMOS/SOS Silicon Gate Processin
Hughes Aircraft Company has developed at it's expense
under an Independent Research and Development Pro gram a sili-
con gate CMOS on sapphire processing technology suitable for
use on the MVPC sensing circuits.
Sapphire wafers with an epitaxial single crystal sili-
con film 0.5 microns thick (nominal doping 3X10 13 cm- 3 n-type)
will be used. The silicon films will be doped li ghtly n-type
by ion implantation at the Newport Beach Research Center,
where it hats been experimentally verified that the doping uni-
formity achieved by ion implantation is far superior to that
which is found in films which are doped during the epitaxial
growth. Following the ion implantation step, the wafers are
cleaned, a thin layer of oxide is grown, masked (field mask),
and etched leaving islands of silicon dioxide where the sili-
con islands are to be formed. The silicon film not protected
by oxide is then completely etched down to the sapphire inter-
face (Figure 4-1a). The silicon dioxide on top of the silicon
islands is etched off and a thin layer of oxide regrown on the
islands. The wafers are masked (well mask) and implanted with
boron where the n-channel transistor will be formed (Figure
4-lb). Next the photoresist is rer:oved, the gate oxide grown,
and a layer of boron-doped polycrystalline silicon is deposited
and implanted with boron to ensure a low sheet resistance
(Figure 4-1c). The polysilicon layer is masked with resist
(Si gate mask) and plasma etched (Figure 4-1d). Aluminum is
evaporated on the wafers and masked (P+ mask) and etched leaving
aluminum over the n-channel transistors. Boron is implanted
through the gate oxide to form the self-aligned source and
drain regions of the p-channel transistors (Figure 4-le). The
aluminum i5 stripped, aluminum is re-evaporated, masked (n+
mask) and etched leaving aluminum over the n-channel transistors.
Phosphorous is implanted through the gate oxide to form the
self-aligned source and drain regions of the p-channel tran-
sistors (Figure 4-1f). The aluminum is then stripped off and
the field oxide layer is deposited (Figure 4-1g). This is
masked and etched to form the contact holes (Figure 4-1h).
Aluminum is evaporated on the wafers, then masked and etched,
forming the metal interconnects and bonding pads (Figure 4-1i).
Finally, a protective overglass is deposited, masked, and etched,
opening holes over the bonding pads (Figure 4-1j).
This process (including final passivation) uses eight
masking steps. Of these, dimensional control is critical on
only four layers (isolation, Si-gate, contacts, metal). The
only critical alignments are the silicon gate to island and
the contact to silicon gate. This is a significant improvement
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Figure 4-1. C`OS-SOS process sequence
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Figure 4-1. Continued
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ilicon CMOS process in common use.
:he important features of this process are the
o	 N- and P - doping are both performed with ion
implantation; this provides the most accurate
control of the doping levels.
o	 N+ and P+ doping are both performed with ion
implantation to minimize lateral diffusion
under the polysilicon gate, and thus minimize
parasitic capacitance. Both implants are
masked by evaporated aluminum, which is sub-
sequently removed. The N+ doping is somewhat
lighter than the P+ so as to avoid serious counter
doping of the P+ polysilicon gates.
o	 Pol_vsiliL.-*n is doped during deposition and
again by ion implantation (step c) -t-o ensure
a low sheet resistance. P-type doping is
used rather than N-type because its work-func-
tion difference provides more favorable thresh-
old voltages (VTP=0.5V, VTN=+1.1V).
o	 Except for formation of the contact holes,
the gate oxide is never etched, ensuring a
high gate oxide breakdown voltage as required
for adequate input protection.
o	 The silox deposition (step g) is performed in
such a way that it flows slightly, thus pro-
viding excellent step coverage over both the
polysilicon and the silicon islands.
4.2	 Hybrid Packaging
The preferred packaging technique is to mount the MWPC
sensing chip on a thick film hybrid substrate. Ultrasonic
wire bonds will intercc-nnect the chip and the substrate.
The thick f'.m substrate package fabrication is based
upon multilaver thick film techni ques. It differs from con-
ventional multilayer thick film hybrid microcircuits in that
this design eliminates the external hybrid package, the hybrid
substrate is the package base. The external lead frame can be
directly attached to the substrate.
The thick film hybrid substrate can be fabricated by
screen printing gold on an unglazed alumina substrate. if
51
J
Kovar Cover
1	 i
I	 ^
I	 ^
Top
Metalizc
01
nds
Ceramic
Ring Fro
er.
ass Seal
SEAL CROSS-SEC'T'ION
LnN
Glass Fx
--	
-	 ` -
Cmos/SOS
1 of 32 Lands	 Chip
on 32 mil renters
along One Edge .
EXPLODED VIEW
Figure 4-2. Hybrid Package
the gold plated tungsten sensing wires or a lead frame are to
be soldered directly to the hybrid substrate, then a platinum-
gold film should be screened on over the gold film in the
bonding lands. A 60/40uA /Sn solder can be screen printed
over the Pt/AU film on the bonding lands to ensure that a
good solder connection can be made between the tungsten wire
and the hybrid substrate. Next a glass frit film can be
screened onto the substrate as shown in Figure 4-2. A ceramic
ring frame with a gold tin plated Kovar top can then be attached
to the substrate by a glass frit seal.
If for some reason it is desirable not to solder the
tungsten wires directly to the hybrid substrate, then a lead
frame can be welded to the gold lands on the hybrid substrate.
These can then be soldered to a P.C. board to which the tungsten
sense wires may also be attached. F,
The CMOS/SOS chip can be mounted on the hybrid substrate
either with an organic adhesive or by a gold die attach pro-
cess developed for sapphire. However the gold die attach pro-
cess is generally preferred in high reliability applications.	 E
Ultrasonic wire bonds can be made between the chip and the 	 V
hvbrid substrate. The assembly should be subject to an inter-
nal visual inspection prior to sealing on the Kovar cover.
As a minimum the finished hybrid should be screened to Level
B of MIL-STD 883A, Method 2004.
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	5.	 COST ANALYSIS
	
5.1	 Backaround
There remain several decisions on the integrated sensing
circuits which should have only a minor affect on the overall
system performance but may have a significant affect on the
overall cost of the Multiwire Proportional Chambers due to
their impact on other contractors assembling other portions
of the s ystem. In discussing these options, it is assumed
that the following decisions have been made and finalized.
5.1.1 Integrated Circuits vs. Discrete Components
The Multiwire Proportional Chamber sensing circuit
must be integrated with a single chip accepting multiple
signals because the cost, size and power required to imple-
ment these functions with discrete devices is prohibitive.
5.1.2 CMOS Selection
The power limitations on the system dictate the use of
a low power technology, either Complementary MOS(CMOS) or
Integrated Injection Logic (I 2 L). CMOS was selected for the
MWPC application because it consumes significant power only
in a dynamic state. I 2L, which is essentially a bipolar tech-
nology, has a power dissipation which is to first order inde-
pendent of activity. This will be a distinct advantage in a
system which will be active for a few hundred microseconds per
event and in standby for a few seconds between events.
5.1.3 CMOS/SOS Selection
The CMOS integrated circuits will be fabricated from
silicon-on-sapphire substrates (CMOS/SOS) to permit clocking
of the shift register at 10 Megahertz and to minimize the
dynamic power. As described previously, the model capacitances
in CMOS/SOS are 1/3 to 1/2 those in conventional bulk CMOS.
A CMOS/SOS shift register can be operated at 10 Megahertz
and 5V but a conventional CMOS shift register will require
10V to operate at 10 Megahertz. Therefore, a conventional
bulk CMOS shift register would consume 4 to 6 times more
power than the CMOS/SUS shift register in the present applica-
tion.
5.1.4 Hybrid Selection
The integrated circuit chips will be mounted on hybrid
substrates with the lead spacing along one side of the hybrid
substrate equal to the wire spacing in the MWPC.
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5.2	 Cost Trade-Offs
In this section the cost and technical risk of several
options will be discussed. Each sub-section will begin with
a statement of the feasible options to be considered. Next,
the technical advantages and risks will be discussed
5.2.1 Chip Size
Each integrated circuit should be capable of capturing
the data from a certain number of sense wires which will be
referred to as the number of bits per chip. The three options
which were considered are 32 bits per chip, 48 bits per chip
and 64 bits per chip.
To more accurately determine the silicon area required
for each option, the unit cell containing both the sense ampli-
fier and the minimum size shift register was laid out. This
cell, which will occur repeatedly in the chip, is .2mm (8 mils)
by 1.13mm (45 mils), including the input pad.
The last five cells in the shift register chain will
be somewhat larger than this to provide adequate drive to
the next chip. Using this as a guide we estimate the size
for a 32 bit chip at 11.16mm 2 (18,000 mils'), a 48 bit chip
at 17.42mm 2
 (27,000 mils 2 ) and a 64 bit chip at 25.81mm"
(40,000 mils 2 ). On the 64 bit chip, the size is determined
partly by the extended periphery required to accommodate
the input output pads. Increasing the chip area from 11.16mm2
(18,000 mils 2 ) for 32 bits to 17.42mm 2 (27,000 mils) for
48 bits will reduce the percentage of good die per wafer
by 30 to 50% because of the exponential dependence of yield
on chip area. This, combined with the reduction in the number
of gross die per wafer by 33% will result in an increase in
the cost per bit at the wafer le-rel of approximately $1.40.
This will be only partially offset by the lower cost per bit
for the hybrid packaging. Therefore, the net increase in
cost per bit in going from 32 to 48 bits per chip is estimated
to be $1.10 er bit. Increasing the chip size to 25.31mm2
(40,000 mils-) from 11.16mm 2 (18,000 mils 2 ) is estimated to
increase the net cost per bit at the package part level by
$6.45. In addition to far exceeding the design goal of $4
per bit, the use of a 64 bit chip wo+ild increase significantly
the program risk. The only signifi^.,ant advantage of incor-
porating 64 bits on one chip is that a 20% reduction in the
dynamic power per bit could be realized because the dynamic
power consumed by the output buffer would be averaged over
64 bits instead of 32 bits.
The results of the cost trade-off for different size
chips is summarized in Table 5.1.
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Table 5.1
Number of Estimated Yield Relative Increase in Increase in
bits Chip Size to 32 Bits Cost per Bit at Cost per Bit at
Per Chip (mils2) the Wafer the Package
Level Level
32 18,000 1.0 0 0
48 27,000 .50-.70 $1.40 $1.10
64 40,000 .15-.35 $6.90 $6.45
5.2.2 Hybrid Size
The sensing circuits must be mounted on a hybrid sub-
strate to achieve the lead spacing required. Present estimates
are that the leads will be on 0.8128mm (32 mil) centers. There-
fore each 32 sensing wires will add 26.0096mm (1.024 inches) to
the length of the hybrid. In the present design the number of
leads to each chip is equal to the n u mber of sensing wires
handled plus seven leads for power and control signals. If
two chips are placed in a single hybrid package, then the number
of leads to the hybrid can be reduced by seven. This would
require the use of two layers of metalization on the hybrid sub-
strate which would increase the substrate cost. A net cost
saving on materials would be achieved since only one substrate
and one ring seal would be required. However most of the cost
of the hybrid is in the assembly labor which would not be re-
duced significantly. Furthermore the yield losses experienced
in the hvbrid assembly operation may be expected to double if
two chips per package are used. Therefore unless there are
some significant technical or cost advantages in other areas,
the use of more than one die per hybrid substrate is not recom-
mended.
5.2.3 Lead Frame Options
Two methods have been considered for an electrical con-
nection between the MWPC sense wires and the appropriate sen-
sina circuits. The wire which has been used on the Spark Gap
Chambers is 12.7 to 25.4 micrometer (0.5-1.0 mil) gold plated
tungsten wire. 60/40 Au/Sn solder has been used to attach
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the wires to a P.C. board. The soldering iron must be kept
relatively cool to prevent removal of the gold plating and
damage to the P.C. board. One set of connections and the
possibility of overheating the P.C. board can be eliminated
by soldering the sense wires directly to the hybr4.d substrate.
However, the method in which the sensing wires are strung
would have to be modified. Presently a continuous wire is
wrapped around the P.C. board frame as shown in Figure 5-1.
The wires are initially held to the P.C. board frame by a
temporary adhesive. Before removing the anode wires from the
frame, the wires are soldered to the P.C. board frame and a
second P.C. board is epoxied to the main P.C. board to provide
mechanical support for the wire. If the anode wires are to
be attached directly to the hybrid substrate, this approach
cannot be used since the ring frame and lid on the hybrid
would interfere with the wire wrapping operation as shown in
Figure 5-1. Instead the wire must be wrapped around the P.C.
board frame, permantly attached with another P.C. board for
mechanical support, and cut to the desired length before the
hybrid is put n place. The individual wires must then be
picked up and soldered to the hybrid.
If the above operation can be done in a reasonable
manner, then this approach appears to be better for berth tech-
nical and economic reasons. If it cannot be done, then a lead
frame will be attached to the hybrid such that connections can
be made to the P.C. board. The additional cost for adding the
lead frame is not expected to increase the cost of the deliv-
ered part by more than 5%.
5.2.4 Lead Spacing
The plan for the MWPC hybrid at the beginning of the
study specified that a lead spacing of 0.635mm (20 mils) would
be required. Subsequently the tentative specification was
changed to 0.8123mm (32 mils) for reasons not directly related
to the hybrid packaging for the sensing circuits. This spacing
is within the capabilities of present hybrid technology and
will not be a significant factor in the manufacturing cost of
the hybrid.
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6.	 CONCLUSIONS
It has been shown that a CMOS on sapphire circuit con-
taining 32 common gate amplifiers and 32 shift register stages
can be used to sense 50mv signals (0.1 picocoulombs on 2.OpF
or 0.25 picocoulombs on 5.OpF) on 32 parallel inputs, load
them into a shift register and shift out the data serially at
a 10 Mhz rate. The dynamic power for this circuit should be
less than 170 microwatts per bit at 10 Mhz and the standby
power should be less than 15 microwatts per bit. Most of the
required circuit elements have been designed and simulated,
and the results of these simulations show that the proposed
design will either approach or exceed the design goals stated
in Chapter 2. The wafer processing sequence described in
Chapter 4 has been used extensively for fabricating complex
LSI circuits with reasonable yields. No new hybrid packaging
techniques will be required to permit attachment of the sensing
wires on 32 mil centers.
The most cost effective configuration will have 32
sense	 inputs Per chip with each chip packaged on a separate
hybrid substrate. If this configuration is acceptable, then
the proposed Multiwire Proportion Chamber Integrated Circuits
can be produced in quantities of 1000 or more for leF ? -^ than
one hundred twenty eight dollars per packaged chip or four
dollars per bit.
